Your browser has javascript turned off or blocked. This will lead to some parts of our website to not work properly or at all. Turn on javascript for best performance.

The browser you are using is not supported by this website. All versions of Internet Explorer are no longer supported, either by us or Microsoft (read more here:

Please use a modern browser to fully experience our website, such as the newest versions of Edge, Chrome, Firefox or Safari etc.

Fredrik Edman. Fotograf Johan Persson.

Fredrik Edman

Patent advisor

Fredrik Edman. Fotograf Johan Persson.

Fixed-point implementation of a robust complex valued divider architecture


  • Fredrik Edman
  • Viktor Öwall

Summary, in English

In this paper a fixed-point implementation of robust complex valued divider architecture is presented. The architecture uses feedback loops and time multiplexing strategies resulting in a fast and area conservative architecture. The architecture has good numerical properties and the result is accurate to less than one ulp. A combination of low latency and high throughput rate makes the architecture ideal for modern high speed signal processing applications. The complex valued divider architecture was implemented and tested on a Xilinx Virtex-II FPGA, clocked at 100MHz, and can easily be ported to an ASIC. The FPGA implementation is used as a core component in a matrix inversion implementation


  • Department of Electrical and Information Technology

Publishing year







[Host publication title missing]

Document type

Conference paper


  • Electrical Engineering, Electronic Engineering, Information Engineering


  • feedback loops
  • fixed-point implementation
  • ASIC
  • high speed signal processing applications
  • time multiplexing
  • 100 MHz
  • matrix inversion
  • Xilinx Virtex-II FPGA
  • complex valued divider architecture

Conference name

European Conference on Circuit Theory and Design (ECCTD), 2005

Conference date

2005-08-28 - 2005-09-02

Conference place

Cork, Ireland




  • ISBN: 0-7803-9066-0