Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Fredrik Edman. Fotograf Johan Persson.

Fredrik Edman

Patentrådgivare

Fredrik Edman. Fotograf Johan Persson.

Fixed-point implementation of a robust complex valued divider architecture

Författare

  • Fredrik Edman
  • Viktor Öwall

Summary, in English

In this paper a fixed-point implementation of robust complex valued divider architecture is presented. The architecture uses feedback loops and time multiplexing strategies resulting in a fast and area conservative architecture. The architecture has good numerical properties and the result is accurate to less than one ulp. A combination of low latency and high throughput rate makes the architecture ideal for modern high speed signal processing applications. The complex valued divider architecture was implemented and tested on a Xilinx Virtex-II FPGA, clocked at 100MHz, and can easily be ported to an ASIC. The FPGA implementation is used as a core component in a matrix inversion implementation

Avdelning/ar

  • Institutionen för elektro- och informationsteknik

Publiceringsår

2005

Språk

Engelska

Sidor

143-146

Publikation/Tidskrift/Serie

[Host publication title missing]

Dokumenttyp

Konferensbidrag

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • feedback loops
  • fixed-point implementation
  • ASIC
  • high speed signal processing applications
  • time multiplexing
  • 100 MHz
  • matrix inversion
  • Xilinx Virtex-II FPGA
  • complex valued divider architecture

Conference name

European Conference on Circuit Theory and Design (ECCTD), 2005

Conference date

2005-08-28 - 2005-09-02

Conference place

Cork, Ireland

Status

Published

ISBN/ISSN/Övrigt

  • ISBN: 0-7803-9066-0